- Celerocommunicationsinc
- Irvine, CA
- <24 Hours
- $200,000 – $240,000 / year
Prinicipal DFT Engineer.
Before you go
Before you leave us, sign up for our email alerts
We don't do job spam, just the best digital jobs delivered straight to your inbox.
Prinicipal DFT Engineer: our view in 3 lines...
- The Role:This role is for a principal DFT engineer focused on ASIC and SoC silicon engineering.
- The Person:The person will develop DFT architecture, implement scan, ATPG, MBIST, JTAG and boundary-scan features, drive signoff and manufacturing test readiness, and support silicon bring-up, failure analysis and yield improvement.
- Requirements:The ideal candidate has 8+ years of ASIC/SoC DFT experience, knowledge of scan, ATPG, fault models and test coverage methodologies, and experience with Synopsys TestMAX/TetraMAX, DFT Compiler, Siemens Tessent or Cadence Modus.
About the role
Celero Communications is seeking a talented DFT Engineer to join our silicon engineering organization. This individual will partner with design, verification, physical design, product, and manufacturing teams to implement robust Design-for-Test methodologies that enable high quality, high volume production of complex ASIC and SoC products.
What You Will Do
- Develop and implement DFT architecture for ASIC and SoC designs.
- Perform scan insertion, scan chain planning, and scan compression implementation.
- Generate and validate ATPG patterns and analyze fault coverage results.
- Implement and verify MBIST, and other on-chip test features.
- Collaborate with RTL, verification, and physical design teams to ensure successful DFT integration.
- Support JTAG and boundary-scan implementation and debug.
- Drive DFT signoff activities and manufacturing test readiness.
- Participate in silicon bring-up, failure analysis, and yield improvement efforts.
What You Will Bring
- Bachelor’s degree in Electrical Engineering, Computer Engineering, or related field.
- 8+ years of ASIC/SoC DFT experience.
- Strong understanding of scan, ATPG, fault models, and test coverage methodologies.
- Experience with Synopsys TestMAX/TetraMAX, DFT Compiler, Siemens Tessent, Cadence Modus, or equivalent tools.
- Knowledge of Verilog/SystemVerilog and digital design fundamentals.
- Experience in Linux and scripting using Python, Tcl, Perl, or Shell.
- Results-driven engineer with strong debugging abilities.
- Comfortable working in fast-paced cross-functional environments.
- Passion for delivering high-quality silicon products.
Preferred Qualifications
- Experience with advanced-node semiconductor technologies.
- Hands-on experience with MBIST, compression architectures, and JTAG.
- Knowledge of timing closure, physical design impacts, and low-power design techniques.
- Experience supporting silicon validation and manufacturing production ramps.
- Strong communication and cross-functional collaboration skills.
Annual Base Salary Range for US: $200,000 - $240,000 (The final offer will be determined based on job-related skills, experience, qualifications, and location.)
