- Kepler
- Toronto, Ontario, ON
- 5 days ago
- C$131–C$181,000
FPGA Digital Design Engineer.
Before you go
Before you leave us, sign up for our email alerts
We don't do job spam, just the best digital jobs delivered straight to your inbox.
FPGA Digital Design Engineer: our view in 3 lines...
- The Role:This role is for an FPGA Digital Design Engineer developing satellites for real-time on-orbit connectivity and space communications.
- The Person:The person will design and implement FPGA code, develop custom IP, improve DSP and interface designs, integrate vendor IP cores, and contribute to communications and network architecture studies.
- Requirements:The ideal candidate has a Bachelor’s Degree in Computer Engineering or Electrical Engineering, 5+ years of FPGA/RTL design experience, and experience with Verilog, SystemVerilog or VHDL, Xilinx FPGA(s), Vivado, Quartus, and ModelSim.
About the role
Our mission is to provide real-time on-orbit connectivity for critical missions, enabling a new era of data-driven intelligence and innovation. With 33 satellites launched to date, Kepler operates the first commercial optical data relay constellation, enabling real-time, continuous space communications while supporting advanced on-orbit compute and hosted payload capabilities.
We’re on the hunt for a top-tier FPGA Digital Design Engineer to develop the next generation of our satellites.
At Kepler, you’ll have the opportunity to work with a dedicated team of engineers building the Kepler spacecraft. You will be responsible for the design and implementation of FPGA code either with a focus on DSP algorithms to modulate and demodulate signals on board our software defined radio (SDR), or embedded systems interfacing with processors and peripherals. To be effective you will need to participate in all phases of FPGA design flow (Simulation, Synthesis, Place & Route, Timing Closure and Hardware Testing). A good understanding of the intricacies of FPGA development would make a candidate standout.
We’re on the hunt for a top-tier FPGA Digital Design Engineer to develop the next generation of our satellites.
At Kepler, you’ll have the opportunity to work with a dedicated team of engineers building the Kepler spacecraft. You will be responsible for the design and implementation of FPGA code either with a focus on DSP algorithms to modulate and demodulate signals on board our software defined radio (SDR), or embedded systems interfacing with processors and peripherals. To be effective you will need to participate in all phases of FPGA design flow (Simulation, Synthesis, Place & Route, Timing Closure and Hardware Testing). A good understanding of the intricacies of FPGA development would make a candidate standout.
Key Responsibilities:
Required Skills & Qualifications:
Bonus Points:
Salary Range: $131,00 - $181,000 CAD
Actual total compensation will be determined at the Company’s discretion and is based on a variety of job-related factors, which may include, but are not limited to, relevant knowledge, skills, experience, performance, and education and/or training. The Company encourages all qualified applicants to apply, even if the posted salary range does not align with their expectations, as it does not reflect our total compensation package.
Job Type: This is for a current vacancy
Kepler Communications is committed to fostering an inclusive, accessible environment, where all employees and customers feel valued, respected and supported. We welcome applications from: Women, Aboriginal persons, persons with disabilities, ethnic minorities, visible minorities, people who identify as LGBTQ+ and others who may contribute to diversification in our workplace.
As part of our commitment to accessibility for all persons with disabilities, Kepler will, upon the request of the applicant, provide accommodation during the recruitment process to ensure equal access to applicants with disabilities. Please contact our People & Culture team, through our Career Page to make your accommodation needs known and we will consult with you to ensure suitable accommodation is provided.

