- Mountain View, CA
- Full-Time
- 4 days ago
Silicon Engineer, Power Analysis, DeepMind.
Before you go
Before you leave us, sign up for our email alerts
We don't do job spam, just the best digital jobs delivered straight to your inbox.
Silicon Engineer, Power Analysis, DeepMind: our view in 3 lines...
- The Role:This role is for an engineer focused on ASIC power analysis and optimisation for custom silicon at Google DeepMind.
- The Person:The person will architect power solutions, automate and integrate power analysis flows, build software components, define power management methodologies, and specify requirements for power management IPs and post-silicon validation.
- Requirements:The ideal candidate has 7 years of experience in ASIC power analysis and optimization, experience in tape-outs, Verilog, industry-standard EDA tools, scripting languages such as Perl and Tcl, and software development experience.
About the role
Minimum qualifications:
- 7 years of experience working in ASIC power analysis & optimization, including experience with production chips
- Experience in tape-outs of chips
- Experience interacting and collaborating with silicon foundries and other external vendors for the tapeout process
- Experience with Verilog and industry-standard EDA tools for power analysis & optimization design (e.g., PP-RTLA, PowerArtist, PrimeTime-PX, PrimeTime, Cadence Innovus, Synopsys Fusion Compiler)
- Experience with scripting languages (e.g., Perl, Tcl) for automation of power analysis & optimization flows
- Software development experience
Preferred qualifications:
- Master's degree or PhD in Electrical Engineering, Physics or related field
About the job:
Artificial intelligence will be one of humanity’s most transformative inventions. At Google DeepMind, we are a pioneering AI lab with exceptional interdisciplinary teams focused on advancing AI development to solve complex global challenges and accelerate high-quality product innovation for billions of users. We use our technologies for widespread public benefit and scientific discovery, ensuring safety and ethics are always our highest priority.
Individual pay is determined by factors including job-related skills, experience, and relevant education or training.
US: $217000 - $236000 (USD) + 15% bonus target
Learn more about benefits at Google.
Responsibilities:
- Architect advanced technology node power solutions and establish use case budgets with block and full-chip estimations.
- Lead and drive the automation and integration of power analysis processes—including RTL power analysis, optimization, IP selection, physical design, and timing closure—into our automated flow.
- Apply hardware expertise to build, create, and integrate software components for automated early- and late-stage power analysis and optimization.
- Partner with systems power and cross-functional teams to define, execute, and advocate for power management and reduction methodologies from SoC architecture through sign-off.
-
Specify requirements for power management IPs while managing their design, integration, and post-silicon validation.

